Language…
23 users online: Aclais,  Ahrion, autisticsceptile1993, crm0622, Dark Prince,  Deeke,  Eden_, Ekimnoid, Gamet2004, Golden Yoshi, JezJitzu, koffe190, Mischievous Marc, neidoodle, NewPointless, Rauf, RZRider, Scags, schema_tuna, shaoshao, sinseiga, StarWolf3000, The_Uber_Camper - Guests: 271 - Bots: 267
Users: 64,795 (2,376 active)
Latest user: mathew

SMAS Memory Map

Displaying 1 out of 1 addresses.

View: moderated | waiting (204)

Filter

Link
  • Pages:
  • 1
Regs Address Length Type Description Details
$4211 1 byte SNES Register (Hardware) r b++++ TIMEUP - IRQ Flag i------- i = IRQ Flag. This bit is set just after an IRQ fires (at the moment, it seems to have the same delay as the NMI Flag of $4210 has following NMI), and is cleared on read or write. Supposedly, it is required that this register be read during the IRQ handler. If this really is the case, then I suspect that that read is what actually clears the CPU's IRQ line. This register is marked read/write in another doc, with no explanation. IRQ is cleared on power on or reset. The '-' bits are open bus.
  • Pages:
  • 1